Đồ án tốt nghiệp - Verification For 5-Stage Pipelined RISC-V RV32I Using UVM-Based Platform

HO CHI MINH CITY UNIVERSITY OF TECHNOLOGY AND EDUCATION
FACULTY OF INTERNATIONAL EDUCATION

GRADUATION PROJECT

VERIFICATION FOR 5-STAGE PIPELINED
RISC-V RV32I USING UVM-BASED PLATFORM

TRAN VAN DU
Student ID: 18119012
DANG NGUYEN BAO LAM
Student ID: 19161070
Major: COMPUTER ENGINEERING
Advisor: PHAM VAN KHOA, PhD.

Ho Chi Minh City, June 2024

THE SOCIALIST REPUBLIC OF VIETNAM
Independence – Freedom– Happiness

-Ho Chi Minh City, June 24, 2024

GRADUATION PROJECT ASSIGNMENT
Student name: TRAN VAN DU

Student ID: 18119012

Student name: DANG NGUYEN BAO LAM

Student ID: 19161070

Major: COMPUTER ENGINEERING TECHNOLOGY
Advisor: Pham Van Khoa

Phone number: _________________

Date of assignment: _____________________

Date of submission: _____________

1. Project title: VERIFICATION FOR 5-STAGE PIPELINED RISC-V RV321 USING UVM
BASED PLATFORM
2. Initial materials provided by the advisor: ___________________________________

3. Content of the project: Build a UVM test bench environment to test and verify functionality
for the basic RISC-V RV32I architecture.
4. Final product: testcases and run simulations on the UVM testbench environment to
test the functionality of the RV32I RTL design.
CHAIR OF THE PROGRAM

ADVISOR

(Sign with full name)

(Sign with full name)

i

THE SOCIALIST REPUBLIC OF VIETNAM
Independence – Freedom– Happiness

-Ho Chi Minh City, June 24, 2024

ADVISOR’S EVALUATION SHEET
Student name: TRAN VAN DU
Student name: DANG NGUYEN BAO LAM

Student ID: 18119012
Student ID: 19161070

Major: COMPUTER ENGINEERING TECHNOLOGY
Project title: VERIFICATION FOR 5-STAGE PIPELINED RISC-V RV321 USING
UVM BASED PLATFORM
Name of Advisor: Pham Van Khoa
EVALUATION
1. Content and workload of the project
……………………………………………………………………………………………….
2. Strengths:
……………………………………………………………………………………………….
3. Weaknesses:
……………………………………………………………………………………………….
4. Approval for oral defense? (Approved or denied)
……………………………………………………………………………………………….
5. Overall evaluation: (Excellent, Good, Fair, Poor)
Good
6. Mark: …….. (in words: ………………)
Ho Chi Minh City, month date, 2024
ADVISOR
(Sign with full name)

ii

THE SOCIALIST REPUBLIC OF VIETNAM
Independence – Freedom– Happiness

-Ho Chi Minh City, July 2, 2024

PRE-DEFENSE EVALUATION SHEET
Student name: TRAN VAN DU
Student name: DANG NGUYEN BAO LAM

Student ID: 18119012
Student ID: 19161070

Major: COMPUTER ENGINEERING TECHNOLOGY
Project title: VERIFICATION FOR 5-STAGE PIPELINED RISC-V
...

...
and Smart Systems (ICSCSS). IEEE.
https://doi.org/10.1109/icscss57650.2023.10169277
[5] Ramesh, M., Charan Kumar, D., Yashwanth, L., Jyoteeswara Reddy, G., Naveen, K.,
&amp Pandiaraj, K. (2023). Five Stage Pipelined MIPS Processor Verification Interface and
Test Module using UVM. In 2023 International Conference on Sustainable Computing
and Smart Systems (ICSCSS). 2023 International Conference on Sustainable Computing
and Smart Systems (ICSCSS). IEEE. https://doi.org/10.1109/icscss57650.2023.10169648
[6] Bhuvaneswary, N., Jaswanth, M., Eswar, M., Rajamouli, R., &amp Reddy, G. V. D.
(2023). FIVE STAGE PIPELINED MIPS PROCESSOR VERIFICATION SEQUENCE
MODULE USING UVM. In 2023 International Conference on Recent Advances in
Electrical, Electronics, Ubiquitous Communication, and Computational Intelligence
(RAEEUCCI). 2023 International Conference on Recent Advances in Electrical,
Electronics, Ubiquitous Communication, and Computational Intelligence (RAEEUCCI).
IEEE. https://doi.org/10.1109/raeeucci57140.2023.10134405
[7] Pandiaraj, K., Kumar, C. P., Attar, M., Naidu, S., &amp Hajipeera, D. (2023). Five Stage
Pipelined MIPS Processor Verification Coverage Module Using UVM. In 2023 9th
International Conference on Advanced Computing and Communication Systems
(ICACCS). 2023 9th International Conference on Advanced Computing and
CommunicationSystems(ICACCS).IEEE.https://doi.org/10.1109/icaccs57279.2023.1011
2791
[8] Oleksiak, A., Cieslak, S., Marcinek, K., &amp Pleskacz, W. A. (2019). Design and
Verification Environment for RISC-V Processor Cores. In 2019 MIXDES - 26th
International Conference “Mixed Design of Integrated Circuits and Systems.” 2019
90

MIXDES - 26th International Conference “Mixed Design of Integrated Circuits and
Systems.” IEEE. https://doi.org/10.23919/mixdes.2019.8787108
[9] Zhang, W., Zhang, Y., &amp Zhao, K. (2021). Design and Verification of Three-stage
Pipeline CPU Based on RISC-V Architecture. In 2021 5th Asian Conference on Artificial
Intelligence Technology (ACAIT). 2021 5th Asian Conference on Artificial Intelligence
Technology (ACAIT). IEEE. https://doi.org/10.1109/acait53529.2021.9731161
[10] Sun, M., Li, Y., Chen, S., &amp Kang, Y. (2021). A Low Power Branch Prediction for
Deep Leaning on RISC-V Processor. In 2021 International Conference on Control
Science and Electric Power Systems (CSEPS). 2021 International Conference on Control
Science
and
Electric
Power
Systems
(CSEPS).
IEEE.
https://doi.org/10.1109/cseps53726.2021.00025

91