Đồ án tốt nghiệp - Optimize high-level synthesis processing with dark channel prior algorithm on FUP

HO CHI MINH CITY UNIVERSITY OF TECHNOLOGY AND EDUCATION
FACULTY FOR HIGH QUALITY TRAINING

GRADUATION PROJECT

OPTIMIZE HIGH-LEVEL SYNTHESIS
PROCESSING WITH DARK CHANNEL PRIOR
ALGORITHM ON FPGA USING PYNQ-Z2
TRẦN TUẤN KIỆT
Student ID: 20119009
Major: COMPUTER ENGINEERING TECHNOLOGY
Advisor: PHẠM VĂN KHOA, PhD.

Ho Chi Minh City, July 2024

HO CHI MINH CITY UNIVERSITY OF TECHNOLOGY AND EDUCATION
FACULTY FOR HIGH QUALITY TRAINING

GRADUATION PROJECT

OPTIMIZE HIGH-LEVEL SYNTHESIS
PROCESSING WITH DARK CHANNEL PRIOR
ALGORITHM ON FPGA USING PYNQ-Z2
TRẦN TUẤN KIỆT
Student ID: 20119009
Major: COMPUTER ENGINEERING TECHNOLOGY
Advisor: PHẠM VĂN KHOA, PhD.

Ho Chi Minh City, July 2024

ii

THE SOCIALIST REPUBLIC OF VIETNAM
Independence – Freedom– Happiness

-Ho Chi Minh City, July 05, 2024

ADVISOR’S EVALUATION SHEET
Student name: Tran Tuan Kiet

Student ID: 20119009

Major: Computer Engineering Technology
Project title: OPTIMIZE HIGH-LEVEL SYNTHESIS PROCESSING WITH DARK
CHANNEL PRIOR ALGORITHM ON FPGA USING PYNQ-Z2
Advisor: PhD. Pham Van Khoa
EVALUATION
1. Content of the project:
.................................................................................................................................................
.................................................................................................................................................
.................................................................................................................................................
2. Strengths:
.................................................................................................................................................
.................................................................................................................................................
3. Weakness:
.................................................................................................................................................
.................................................................................................................................................
4. Approval for oral defense? (Approved or denied)
5. Overall evaluation: (Excellent, Good, Fair, Poor)
6. Mark:

- in words:
Ho Chi Minh City, month day year
ADVISOR
(Sign with full name)

iii

TRƯỜNG ĐẠI HỌC SƯ PHẠM KỸ
THUẬT TP HCM
KHOA ĐÀO TẠO QUỐC TẾ

CỘNG HÒA XÃ HỘI CHỦ NGHĨA VIỆT NAM
Độc Lập – Tự Do – Hạnh Phúc
**********


...

...
pattern analysis machine intelligence, vol. 33, no.
12, pp. 2341-2353, 2010.
[2] C.-C. Kao, J.-H. Lai, S.-Y. J. I. T. o. c. Chien, and s. f. v. technology, VLSI
architecture design of guided filter for 30 frames/s full-HD video, vol. 24, no.
3, pp. 513-524, 2013.
[3] S. Hong, M. Kim, H. Lee, and M. G. Kang, Nighttime Single Image Dehazing
Based on the Structural Patch Decomposition, IEEE Access, vol. 9, pp. 8207082082, 2021.
[4] N. Pham, “A Novel Fog-Free Computer Vision using Improved Dark Channel
Prior with High Level Synthesis in FPGA Design”, Master thesis, National
Formosa University, Taiwan, 2023
[5] B. Zhang and J. Wei, Hardware Implementation for Haze Removal With
Adaptive Filtering, IEEE Access, vol. 7, pp. 142498-142506, 201
[6] Advanced Micro Devices - Xilinx. (2020). Vitis Vision Library. Available:
https://www.xilinx.com/products/design-tools/vitis/vitis-libraries/vitisvision.html
[7] Advanced Micro Devices - Xilinx. (2015). Zynq UltraScale+ MPSoC. Available:
https://www.xilinx.com/products/silicon-devices/soc/zynq-ultrascalempsoc.html
[8] D. Ziou and A. Horé, Image Quality Metrics: PSNR vs. SSIM, in Pattern
Recognition, International Conference on, 2010.
[9] Liegmann, Eyke &amp Karamanakos, Petros &amp Kennel, Ralph. “Real-Time
Implementation of Long-Horizon Direct Model Predictive Control on an
Embedded System”. IEEE Open Journal of Industry Applications. PP. 1-1.
10.1109/OJIA.2021.3133477. (2021).
[10] Luc Forget, Gauthier Harnisch, Ronan Keryell, Florent de Dinechin. “A singlesource C++20 HLS flow for function evaluation on FPGA and beyond”. HEART
2022 - 12th International Symposium on Highly Efficient Accelerators and
Reconfigurable Technologies, Jun 2022, Tsukuba, Japan. hal-03684757
[11] Zynq‐7000 SoC (Z‐7007S, Z‐7012S, Z‐7014S, Z‐7010, Z‐7015, and Z‐7020): DC
and AC Switching Characteristics, AMD Xilinx, California, USA, 2020. Access
at June 2nd, 2024.

[12] Chieh-Chi Kao, Jui-Hsin Lai and Shao-Yi Chien, VLSI architecture design of
guided filter for 30 frames/s full-HD video, vol. 24, no. 3, pp. 513-524, 2013.
[13] Z. Liang, H. Liu, B. Zhang, and B. Wang, Real-time hardware accelerator for
single image haze removal using dark channel prior and guided filter, IEICE
Electronics Express, vol. 11, no. 24, pp. 20141002-20141002, 2014.
[14] B. Zhang and J. Zhao, Hardware implementation for real-time haze removal,
IEEE Transactions on Very Large Scale Integration Systems, vol. 25, no. 3, pp.
1188-1192, 2016.

55