HO CHI MINH CITY UNIVERSITY OF TECHNOLOGY AND EDUCATION
FACULTY OF INTERNATIONAL EDUCATION

GRADUATION PROJECT

ENHANCING EFFICIENCY OF TIME-DOMAIN
WINNER-TAKE-ALL CIRCUIT STRUCTURE FOR
NEUROMORPHIC APPLICATION

NGO TIEN TU
Student ID: 20119175
Major: COMPUTER ENGINEERING TECHNOLOGY
Advisor: TRUONG NGOC SON, Assoc. Prof. PhD

Ho Chi Minh City, July 2024

HO CHI MINH CITY UNIVERSITY OF TECHNOLOGY AND EDUCATION
FACULTY OF INTERNATIONAL EDUCATION

GRADUATION PROJECT

ENHANCING EFFICIENCY OF TIME-DOMAIN
WINNER-TAKE-ALL CIRCUIT STRUCTURE FOR
NEUROMORPHIC APPLICATION

NGO TIEN TU
Student ID: 20119175
Major: COMPUTER ENGINEERING TECHNOLOGY
Advisor: TRUONG NGOC SON, Assoc. Prof. PhD

Ho Chi Minh City, July 2024

THE SOCIALIST REPUBLIC OF VIETNAM
Independence – Freedom– Happiness

-Ho Chi Minh City, July 5, 2024

GRADUATION PROJECT ASSIGNMENT
Student name: Ngo Tien Tu

Student ID: 20119175

Student name: __________________________ Student ID: ___________________
Student name: __________________________ Student ID: ___________________
Major: Computer Engineering Technology

Class: 20119175

Advisor: Truong Ngoc Son, Assoc. Prof. PhD

Phone number: (+84) 931 085 929

Date of assignment: _____________________ Date of submission: _____________

1. Project title: Enhancing Efficiency of Time-Domain Winner-Take-All Circuit
Structure for Neuromorphic Application.
2. Initial materials provided by the advisor: ___________________________________
3. Content of the project: _________________________________________________
4. Final product: ________________________________________________________
CHAIR OF THE PROGRAM

ADVISOR

(Sign with full name)

(Sign with full name)

THE SOCIALIST REPUBLIC OF VIETNAM
Independence – Freedom– Happiness

-Ho Chi Minh City, June 24, 2024

ADVISOR’S EVALUATION SHEET
Student name: Ngo Tien Tu

Student ID: 20119175

Student name: ................................................................. Student ID: .................................
Student name: ................................................................. Student ID: .................................
Major: Computer Engineering Technology
Project title: Enhancing Efficiency of Time-Domain Winner-Take-All Circuit Structure for
Neuromorphic Application.
Advisor: .............................................................................................................................
EVALUATION
1. Content of the project:
......................
...

...
ano letters, vol. 12, pp. 2179-2186, 2012.
[20] Suri, Manan and Bichler, Olivier and Querlioz, Damien and Cueto, Olga and
Perniola, Luca and Sousa, Veronique and Vuillaume, Dominique and Gamrat,
Christian and DeSalvo, Barbara, Phase change memory as synapse for ultra-dense
neuromorphic systems: Application to complex visual pattern extraction, 2011
International Electron Devices Meeting, pp. 4-4, 2011.
[21] Prezioso, Mirko and Merrikh-Bayat, Farnood and Hoskins, Brian D and Adam, Gina
C and Likharev, Konstantin K and Strukov, Dmitri B, Training and operation of an
integrated neuromorphic network based on metal-oxide memristors, Nature, vol.
521, pp. 61-64, 2015.
[22] Schuman, Catherine D and Kulkarni, Shruti R and Parsa, Maryam and Mitchell, J
Parker and Kay, Bill and others, Opportunities for neuromorphic computing
algorithms and applications, Nature Computational Science, vol. 2, pp. 10-19, 2022.
[23] Hasan, Raqibul and Taha, Tarek M and Yakopcic, Chris, On-chip training of
memristor crossbar based multi-layer neural networks, Microelectronics journal,
vol. 66, pp. 31-40, 2017.
[24] Vohra, Sahibia Kaur and Thomas, Sherin A and Sakare, Mahendra and Das, Devarshi
Mrinal, CMOS circuit implementation of spiking neural network for pattern
recognition using on-chip unsupervised STDP learning, arXiv preprint
arXiv:2204.04430, 2022.
[25] B. Razavi, Design of analog CMOS integrated circuits, 2005.
[26] A. a. M. V. a. Y.-P. O. Fish, High-speed and high-precision current winner-take-all
circuit, IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 52, pp.
131-135, 2005.
[27] Naderi Saatlo, Ali and Ozoguz, Serdar, CMOS high-precision loser-take-all circuit,
IEEJ Transactions on Electrical and Electronic Engineering, vol. 9, pp. 695-696,
2014.
[28] Rahman, Mustafijur and Baishnab, KL and Talukdar, FA, A high speed and high
resolution VLSI winner-take-all circuit for neural networks and fuzzy systems, 2009
International symposium on signals, Circuits and Systems, pp. 1-4, 2009.
[29] Dlugosz, Rafal and Talaska, Tomasz, A low power current-mode binary-tree
WTA/LTA circuit for Kohonen neural networks, 2009 MIXDES-16th International
Conference Mixed Design of Integrated Circuits &amp Systems, pp. 201-204, 2009.

54

[30] Novel, low power, nonlinear dilatation and erosion filters realized in the CMOS
technology, Dlugosz, Rafal and Rydlewski, Andrzej and Talaska, Tomasz, vol. 28,
pp. 237-249, 2015.

55

APPENDICES

56