Đồ án tốt nghiệp - Energy-efficient sram design with column based encoding

HO CHI MINH CITY UNIVERSITY OF TECHNOLOGY AND EDUCATION
FACULTY OF INTERNATIONAL EDUCATION

GRADUATION PROJECT

ENERGY-EFFICIENT SRAM DESIGN WITH COLUMN
BASED ENCODING

NGUYEN BA TRUNG
Student ID: 20119173
NGUYEN HUU SON TUNG
Student ID: 20119176
Major: COMPUTER ENGINEERING TECHNOLOGY
Advisor: VO MINH HUAN, Assoc. Prof

Ho Chi Minh City, July 2025

1

HO CHI MINH CITY UNIVERSITY OF TECHNOLOGY AND EDUCATION
FACULTY OF INTERNATIONAL EDUCATION

GRADUATION PROJECT
ENERGY-EFFICIENT SRAM DESIGN WITH COLUMN-BASED
ENCODING

NGUYEN BA TRUNG
Student ID: 20119173
NGUYEN HUU SON TUNG
Student ID: 20119176
Major: COMPUTER ENGINEERING TECHNOLOGY
Advisor: VO MINH HUAN, Assoc. Professor

Ho Chi Minh City, July 2025

2

DISCLAMER
It is hereby stated that the document entitled Energy-efficient SRAM design with
column-based encoding for image processing applications is the final report. The
simulations and research outcomes were meticulously conducted under the supervision of
Assoc. Prof. VO MINH HUAN, and their accuracy is affirmed. The reports originality is
guaranteed, with no duplication of external sources. Furthermore, properly attributed and
meticulously documented references are incorporated. On behalf of the Department,
Faculty, and School, complete accountability for this declaration is accepted.

1

ACKNOWLEGMENT
Initially, profound gratitude is expressed towards the Faculty of International
Education and the University of Technology and Education for their unwavering support
throughout the developmental phases of this project. Sincere appreciation is extended to
Professor Vo Minh Huan, the primary mentor for this capstone project, for the
dedication, precise guidance, and timely critiques that proved instrumental in shaping and
refining this project from its inception.
Subsequently, heartfelt thanks are conveyed to each lecturer at the University of
Technology and Education for imparting the fundamental knowledge base that
underpinned the investigation and composition of this scholarly work. Their instruction
has been pivotal in establishing a robust academic groundwork for the research endeavor.
Additionally, deep appreciation is acknowledged for the unwavering support and
relentless encouragement provided by the authors parents, which served as a constant
source of strength throughout their academic journey.
It is understood that inherent limitations may exist within this project, attributable to
temporal and resource constraints.
...

...
sh/dedicatedFoundry/technology /logic/l_90nm.
[3] Phạm Văn Khoa, Nguyễn Duy Thông, “PHÂN TÍCH HIỆU NĂNG CỦA CÁC
THIẾT KẾ SRAM TRÊN CÔNG NGHỆ TSMC 90nm CMOS”, ISSN 1859.1531
– TẠP CHÍ KHOA HỌC VÀ CÔNG NGHỆ - ĐẠI HỌC ĐÀ NẴNG,VOL. 20,
NO. 1.2022.
[4] DO, Anh Tuan ZEINOLABEDIN, Seyed Mohammad Ali KIM, Tony T. A 0.3
pJ/access 8T data-aware SRAM utilizing column-based data encoding for ultralow power applications. In: 2016 IEEE Asian Solid-State Circuits Conference (ASSCC). IEEE, 2016. p. 173-176.
[5] DO, Anh Tuan ZEINOLABEDIN, Seyed Mohammad Ali KIM, Tony TaeHyoung. Energy-efficient data-aware SRAM design utilizing column-based data
encoding. IEEE Transactions on Circuits and Systems II: Express Briefs, 2019,
67.10: 2154-2158.
[6] OH, Tae Woo, et al. Pre-charged local bit-line sharing SRAM architecture for
near-threshold operation. IEEE Transactions on Circuits and Systems I: Regular
Papers, 2017, 64.10: 2737-2747.
[7] GADHE, Ajay SHIRODE, Ujwal. Read stability and Write ability analysis of
different SRAM cell structures. International Journal of Engineering Research
and Applications (IJERA), 2013, 3.1: 1073-1078.
[8] RAIKWAL, Pushpa NEEMA, Vaibhav VERMA, Ajay. IMPLEMENTATION
OF LOW POWER HIGH SPEED 64-BIT MEMORY UNIT USING 8T SRAM
CELL AT 70 NM TECHNOLOGY. i-managers Journal on Electronics
Engineering, 2018, 8.4.
[9] GADHE, Ajay SHIRODE, Ujwal. Read stability and Write ability analysis of
different SRAM cell structures. International Journal of Engineering Research
and Applications (IJERA), 2013, 3.1: 1073-1078.
[10] PANDA, Surya Narayan, et al. Design and implementaton of SRAM macro unit.
In: 2017 International Conference on Trends in Electronics and Informatics
(ICEI). IEEE, 2017. p. 119-123.
[11] VIJAYAN, Sarang KODAVANTI, Praneeth. Novel Design and Implementation
Of 8 X 8 SRAM Cell Array for Low Power Applications. International Journal of
Engineering Research &amp Technology, 2014, 1355-1359.

55

[12] DUBEY, Shilpi SHRIVASTAVA, Pankaj. Design and Analysis of Low Power
8X8 SRAM Memory Array. International Journal of Research and Analytical
Reviews, 2018, 5.
[13] KUSHWAH, C. B. VISHVAKARMA, Santosh Kumar. A sub-threshold eight
transistor (8T) SRAM cell design for stability improvement. In: 2014 IEEE
International Conference on IC Design &amp Technology. IEEE, 2014. p. 1-4.
[14] MITTAL, Sparsh, et al. A survey of SRAM-based in-memory computing
techniques and applications. Journal of Systems Architecture, 2021, 119: 102276.

56