Đồ án tốt nghiệp - Convolutional neural network acceleration for face detection on FPGA

HO CHI MINH CITY UNIVERSITY OF TECHNOLOGY AND EDUCATION
FACULTY OF INTERNATIONAL EDUCATION

GRADUATION PROJECT

CONVOLUTIONAL NEURAL NETWORK
ACCELERATION FOR FACE DETECTION ON FPGA

TRẦN NAM PHÁT
Student ID: 21119318
Major: COMPUTER ENGINEERING TECHNOLOGY
Advisor: PHẠM VĂN KHOA, PhD.

Ho Chi Minh City, July 2025

HO CHI MINH CITY UNIVERSITY OF TECHNOLOGY AND EDUCATION
FACULTY OF INTERNATIONAL EDUCATION

GRADUATION PROJECT

CONVOLUTIONAL NEURAL NETWORK
ACCELERATION FOR FACE DETECTION ON FPGA

TRẦN NAM PHÁT
Student ID: 21119318
Major: COMPUTER ENGINEERING TECHNOLOGY
Advisor: PHẠM VĂN KHOA, PhD.

Ho Chi Minh City, July 2025

DISCLAIMER
This graduation thesis is completed as a part of the requirements for
completing a bachelor’s degree in Computer Engineering Technology in Ho Chi
Minh University of Technology and Education.
The content that is presented in this project is the work of my independent
research and development that was conducted under the supervision of Dr. Pham Van
Khoa. All of the result presented in this thesis are of my own measurements and
developments and I have put in my greatest effort to ensure the accuracy as well as
the reliability of my measurements in this project.
All sources of information, data and related research project used in this thesis
have been properly cited and acknowledged.
The information provided in this work is for educational purposes only and
should not be taken as standard for industrial or commercial usage without further
inspection, verification and validation.
The author retains the right to make changes, corrections, modifications and
enhancements for the presented content without notice and is not responsible for any
mistakes or omissions in the content of this thesis.

i

ACKNOWLEDGEMENT
First of all, I would like to express my greatest gratitude to my supervisor Dr.
Pham Van Khoa for his guidance, support and mentorship throughout this project.
His insights, experience in the field and ongoing support were a crucial part for the
creation and completion of this research thesis. I am truly appreciated of Dr. Pham
Van Khoa for providing me with necessary resources and facilities to carry out this
research.
I would also like to express my deepest appreciation for my colleagues Phan
Minh Duc and Nguyen Le Ngoc Tram, who collaborated with me on a different thesis
project. Their insights as well as efforts and ideas indirectly and positively contribute
to the work presented in this resear
...

...
d System, Fudan University
[7]. Kamel Abdelouahab, Maxime Pelcat, Jocelyn Sérot, and François Berry,
“Accelerating CNN inference on FPGAs: A Survey”, Institut Pascal,Clermont
Ferrand, France
[8]. Kaiyuan Guo, Shulin Zeng, Jincheng Yu, Yu Wang and Huazhong Yang. 2017. [DL]
A Survey of FPGA-Based Neural Network Inference Accelerator. ACM Trans.
Reconfig. Technol. Syst. 9, 4, Article 11 (December 2017), 26 pages
[9]. Liqiang Lu, Yun Liang, Qingcheng Xiao, Shengen Yan, “Evaluating Fast Algorithms
for Convolutional Neural Networks on FPGAs”, Department of Information
Engineering, The Chinese University of Hong Kong.
[10]. Kyubaik Choi, Gerald E. Sobelman, Life Senior Member, “Optimized Face Detection
and Alignment for Low-Cost and Low-Power IoT Systems”, Department of Electrical
and Computer Engineering, University of Minesota
[11]. Yufei Ma, Yu Cao, Sarma Vrudhula, Jae-sun Seo, “Performance Modeling for CNN
Inference Accelerators on FPGA”, IEEE
[12]. Kaipeng Zhang, Zhanpeng Zhang, Zhifeng Li, “Joint Face Detection and Alignment
using Multi-task Cascaded Convolutional Networks”, IEEE
[13]. Johannes de Fine Licht, Maciej Besta, Simon Meierhans, Torsten Hoefler,
“Transformations of High-Level Synthesis Codes for High-Performance
Computing”, Department of Computer Science, ETH Zurich
[14]. Ryan Kastner, Janarbek Matai, Stephen Neuendorffer, “Parallel Programming for
FPGAs”, ArXiv e-prints, May 2018, arXiv:1805.03648 [cs.AR]
[15]. Cong Fu, Yunxuan Yu, “FPGA-based Power Efficient Face Detection for Mobile
Robots”, Department of Mechanical Engineering, University of Michigan, Ann
Arbor, University of California, Los Angeles.
[16]. Kyubaik Choi, “Efficient Neural Network Accelerators for Low-Cost Edge Systems”,
Faculty of The Graduate School University of Minnesota
60

[17]. Long-Hua Ma, Hang-Yu Fan, Zhe-Ming Lu , Dong Tian, “Acceleration of multi-task
cascaded convolutional networks”, The Institue of Engineering and Technology.
[18]. Junguk Cho, Shahnam Mirzaei, Jason Oberg, Ryan Kastner, “FPGA-Based Face
Detection System Using Haar Classifiers”, Department of Computer Science and
Engineering, University of California, San Diego
[19]. Ashu Kumar, Amandeep Kaur, Munish Kumar, “Face detection techniques: a
review”, Springer Nature B.V. 2018
[20]. Seunghun Jin, Dongkyun Kim, Thuy Tuong Nguyen, Daijin Kim, Munsang Kim, and
Jae Wook Jeon, “Design and Implementation of a Pipelined Datapath for High-Speed
Face Detection Using FPGA”, IEEE member.

61